Field Programmable Gate Arrays - FPGAs
EP1S25F672I7
FPGA Stratix®Family 25660Cells 420.17MHz 1.5V 672-Pin FBGA Tray
AlteraYou may be eligible for better pricing on this part. Login in to check
Spécifications techniques du produit
RoHS (Unione Europea)
Not Compliant
ECCN (Stati Uniti)
3A991d.
Stato del componente
Obsolete
Codice HTS
COMPONENTS
SVHC
Yes
Tasso di SVHC superiore ai limiti consentiti
Yes
Automotive
No
PPAP
No
Family Name
Stratix®
User I/Os
473
Number of I/O Banks
8
Operating Supply Voltage (V)
1.5
Shift Registers
Utilize Memory
Logic Elements
25660
Number of Multipliers
80 (9x9)
Program Memory Type
SRAM
Embedded Memory (Kbit)
1899
Total Number of Block RAM Memories
2+138+224
IP Core
Video LVDS SerDes Transmitter / Receiver, PCI Express Cores, IFI Advanced CAN IP, DI2CSB I2C Bus Interface-Slave, 32/64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz
Provider Name
Microtronix Inc/CAST, Inc/Northwest Logic, Inc/IFI/Digital Core Design/PLDA
SERDES Channels
30
Device Logic Units
25660
Number of Global Clocks
16
Device Number of DLLs/PLLs
6
Dedicated DSP
10
Programmability
No
Reprogrammability Support
No
Copy Protection
Yes
Opr. Frequency (MHz)
420.17
In-System Programmability
Yes
Speed Grade
7
Differential I/O Standards
LVPECL, LVDS, PCML
Single-Ended I/O Standards
LVTTL, LVCMOS
Maximum I/O Performance
840Mbps
External Memory Interface
DDR SDRAM, FCRAM, QDR II+SRAM, ZBT SRAM
Minimum Operating Supply Voltage (V)
1.425
Maximum Operating Supply Voltage (V)
1.575
I/O Voltage (V)
1.5, 1.8, 2.5, 3.3
Minimum Operating Temperature (°C)
-40
Maximum Operating Temperature (°C)
100
Supplier Temperature Grade
Industrial
Packaging
Tray
Tradename
Stratix
Mounting
Surface Mount
Package Height
2.2(Max)
Package Width
27
Package Length
27
PCB changed
672
Standard Package Name
BGA
Supplier Package
FBGA
Pin Count
672
Lead Shape
Ball
Family/Series
EP1S25
ROHS Version
2011/65/EU, 2015/863
MSL
3
Quantité de commande