| RoHS Not Applicable | |
| EAR99 | |
| Active | |
| 8473.30.11.80 | |
| SVHC | Yes |
| SVHC超标 | Yes |
| Automotive | No |
| PPAP | No |
| Evaluation Board | |
| CDCLVP1102 | |
| Clock Buffer and Driver | |
| 2.5/3.3 |
Dev Kit Description
The CDCLVP1102 is a high-performance, low additive phase noise clock buffer. It has a single universal input buffer that supports either single-ended or differential clock inputs, and feeds to two LVPECL outputs. The device also features on-chip bias generators that can provide the LVPECL common-mode voltage to the device inputs. This evaluation module (EVM) is designed to demonstrate the electrical performance of the CDCLVP1102. This fully assembled and factory-tested evaluation board allows complete validation of the CDCLVP1102 device functionalities. For optimum performance, the board is equipped with 50-W SMA connectors and well-controlled, 50-W impedance microstrip transmission lines.
设计 AI 驱动的医疗设备
阅读 Arrow 白皮书,掌握系统设计技巧、器件推荐与 AI 洞察,助力高效、安全打造医疗方案。

