Arrow Electronic Components Online
SN74LV21APWR|TI|simage
SN74LV21APWR|TI|limage
Logic Gates

SN74LV21APWR

AND Gate 2-Element 4-IN 14-Pin TSSOP T/R

Texas Instruments

Product Technical Specifications
  • EU RoHS
    Compliant
  • ECCN (US)
    EAR99
  • Part Status
    Active
  • HTS
    COMPONENTS
  • Automotive
    No
  • PPAP
    No
  • Logic Family
    LV
  • Logic Function
    AND
  • Number of Elements per Chip
    2
  • Number of Element Inputs
    4-IN
  • Number of Output Enables per Element
    0
  • Number of Selection Inputs per Element
    0
  • Number of Element Outputs
    1
  • Maximum Propagation Delay Time @ Maximum CL (ns)
    15.7@2.5V|10.5@3.3V|7@5V
  • Absolute Propagation Delay Time (ns)
    19
  • Process Technology
    130nm
  • Output Type
    Push-Pull
  • Maximum Low Level Output Current (mA)
    12
  • Maximum High Level Output Current (mA)
    -12
  • Minimum Operating Supply Voltage (V)
    2
  • Typical Operating Supply Voltage (V)
    2.5|5|3.3
  • Maximum Operating Supply Voltage (V)
    5.5
  • Maximum Quiescent Current (uA)
    20
  • Propagation Delay Test Condition (pF)
    50
  • Minimum Operating Temperature (°C)
    -40
  • Maximum Operating Temperature (°C)
    85
  • Packaging
    Tape and Reel
  • Mounting
    Surface Mount
  • Package Height
    1.05(Max)
  • Package Width
    4.4
  • Package Length
    5
  • PCB changed
    14
  • Standard Package Name
    SO
  • Supplier Package
    TSSOP
  • Pin Count
    14
  • Lead Shape
    Gull-wing

Documentation and Resources

Datasheets
Design resources