Arrow Electronic Components Online
LC4064ZC75TN100C|LATTICE|simage
LC4064ZC75TN100C|LATTICE|limage
Complex Programmable Logic Devices - CPLDs

LC4064ZC-75TN100C

CPLD ispMACH® 4000ZFamily 64Macro Cells 168MHz 1.8V 100-Pin TQFP Tray

Lattice Semiconductor
Datasheets 

Product Technical Specifications
  • EU RoHS
    Compliant
  • ECCN (US)
    EAR99
  • Part Status
    Active
  • HTS
    8473.30.91.00
  • Automotive
    No
  • PPAP
    No
  • Family Name
    ispMACH® 4000Z
  • Program Memory Type
    EEPROM
  • Number of Logic Blocks/Elements
    4
  • Number of Global Clocks
    4
  • Number of I/O Banks
    2
  • Number of Macro Cells
    64
  • Product Terms
    80
  • Data Gate
    No
  • Maximum Number of User I/Os
    64
  • In-System Programmability
    Yes
  • Programmability
    Yes
  • Reprogrammability Support
    Yes
  • Maximum Internal Frequency (MHz)
    168
  • Maximum Internal Frequency (MHz)
    168
  • Maximum Clock to Output Delay (ns)
    4.5
  • Maximum Propagation Delay Time (ns)
    7.5
  • Speed Grade
    75
  • Individual Output Enable Control
    Yes
  • Minimum Operating Supply Voltage (V)
    1.7
  • Maximum Operating Supply Voltage (V)
    1.95
  • Typical Operating Supply Voltage (V)
    1.8
  • Tolerant Configuration Interface Voltage (V)
    5
  • Maximum Supply Current (mA)
    0.08(Typ)
  • Minimum Operating Temperature (°C)
    0
  • Maximum Operating Temperature (°C)
    90
  • Supplier Temperature Grade
    Commercial
  • Packaging
    Tray
  • Tradename
    ispMACH
  • Mounting
    Surface Mount
  • Package Height
    1.4
  • Package Width
    14
  • Package Length
    14
  • PCB changed
    100
  • Standard Package Name
    QFP
  • Supplier Package
    TQFP
  • Pin Count
    100
  • Lead Shape
    Gull-wing

Documentation and Resources

Datasheets
Design resources