Arrow Electronic Components Online
LCMXO2256HC5SG32C|LATTICE|simage
LCMXO2256HC5SG32C|LATTICE|limage
필드 프로그래머블 게이트 어레이 - FPGA

LCMXO2-256HC-5SG32C

FPGA MachXO2Family 256Cells 2.5V/3.3V 32-Pin QFN EP Tray

Lattice Semiconductor
데이터시트 

제품 기술 사양
  • RoHS (Unión Europea)
    Compliant
  • ECCN (Estados Unidos)
    EAR99
  • Estatus de pieza
    Active
  • Código HTS
    COMPONENTS
  • Automotive
    No
  • PPAP
    No
  • Family Name
    MachXO2
  • Process Technology
    65nm
  • User I/Os
    21
  • Number of I/O Banks
    4
  • Operating Supply Voltage (V)
    2.5|3.3
  • Shift Registers
    Utilize Memory
  • Logic Elements
    256
  • Program Memory Type
    SRAM
  • Maximum Distributed RAM Bits
    2048
  • Device Logic Units
    256
  • Reprogrammability Support
    No
  • In-System Programmability
    No
  • Speed Grade
    5
  • Maximum Differential I/O Pairs
    10
  • Minimum Operating Supply Voltage (V)
    2.375
  • Maximum Operating Supply Voltage (V)
    3.6
  • I/O Voltage (V)
    1.2|1.5|1.8|2.5|3.3
  • Minimum Operating Temperature (°C)
    0
  • Maximum Operating Temperature (°C)
    85
  • Supplier Temperature Grade
    Commercial
  • Packaging
    Tray
  • Mounting
    Surface Mount
  • Package Height
    0.84
  • Package Width
    5
  • Package Length
    5
  • PCB changed
    32
  • Standard Package Name
    QFN
  • Supplier Package
    QFN EP
  • Pin Count
    32
  • Lead Shape
    No Lead
주문 수량

문서 및 자료

데이터시트
디자인 리소스